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TRENDS IN SILICON PROCESSING 
V. Leo Rideout 
IBM Corporate Headquarters 
Armonk, NY 10504 
The advent of very large scale integration will require 
substantial progress in all aspects of silicon technology: 
processing, lithography, modeling, design tools, chip archi -
tecture, and applications . This paper will survey current 
trends in silicon integrated circuit fabrication, focusing 
on new developments and outstanding problems. Progress in 
both bipolar and MOSFET technologies will be considered . 
Silicon fabrication techniques will be described in terms of 
the repetitious application of operations that are additive 
(oxidation, doping, deposition), selective (lithography), and 
subtractive (etching). The objective of these operations is 
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a reliable and predictable device structure. Device structures 
will be described in terms of isolation areas, devices, con-
tacts (intraconnection vias), wiring (interconnection lines), 
and passivation. Immediate problems in isolation size, 
device performance, contact resistance, and wiring topography 
will be identified . Future needs for improved structures 
will be indicated. Promising n ew approaches such as lightly-
doped drain FETs and silicide- on- polysilicon (polycide) wi ring 
will be described. Throughout this discussion the importance 
of process modeling will be emphasized. 
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1.0 INTRODUCTION 
The advent of very large scale integrated circuits (ICs) will 
require substantial progress in all aspects of silicon techno -
logy: processing, lithography, modeling, design tools, chip 
architecture and applications. This paper will survey current 
trends in silicon integrated circuit fabrication including 
processing techniques, lithographic tools, and process model -
ing. As illustrated in Figure 1, the level of integration in 
mass manufactured IC chips has reached 160,000 components on 
a 64 Kbit dynamic random- access memory (RAM) chip, 80,000 on 
a 16 Kbit static RAM, and 40,000 on a 16 bit custom micropro-
cessor (1). By the end of this decade we can expect 512 
Kbit dynami c RAM ' s and 128 Kbit static RAM's with one million 
components per chip, and 64 bit microprocessors with 250,000 
components . By the term component we mean an integrated 
transistor, resistor, capacitor, or diode. 
In 1979, the worldwide sale of semiconductors was $11 . 1 billion, 
most of it in silicon IC ' s . In 1980, semiconductor manufactur-
ers are expected to invest well over $2.0 billion in new 
fabrication plant and equipment. Including captive silicon 
suppliers, the total investment will be i n excess of $3 . 0 
billion. Obviously silicon processing is a big business . 
Presently, the most advanced bipolar and MOSFET circuits are 
mass produced with photolithographic groundrules of 2 .5 to 
3.0 microns. This is e xpected to improve to 2.0 microns in 
1982, and to 1.0 microns by about 1988 (see Figure 2) . New 
processing tools and techniques needed to maintain this 
progress and novel device structures evolving at smaller 
dimensions will be discussed in this paper. 
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2 .0 ADDITIVE OPERATIONS 
Silicon IC fabrication may be thought of as the repetitious 
application of materials processing techniques that are addi-
tive, selective, and subtractive in nature. Typically, only one 
lithographic masking operating or step is associated with each 
loop of this repetitious manufacturing procedure. It will be 
assumed that the reader is at least basically informed about 
the fabrication process for silicon integrated circuits (2). 
The ability to thermally grow a layer of silicon dioxide either 
locally or globally on a silicon wafer is one of that semicon-
ductor ' s most important properties . The oxides are usually 
grown in dry oxygen (thin layers/slow growth) or in the pres-
ence of water vapor (thick layers/fast growth) . Chlorine ions, 
usually in the form of HCl vapor, can be added to reduce oxide 
charge and improve capacitor characteristics, particularly in 
MOSFETs. Oxidations are typically performed in the 900- 1100°C 
range for times of 10 to 100 minutes. 
A major direction in oxidation techniques is toward lower 
temperatures (less than 1,000°C) and higher pressures (more 
than one atmosphere). The desirability of lower fabrication 
temperature is quite general because the drive for continually 
shrinking lateral dimensions (i.e., device scaling) has led to 
thinner vertical layers and reduced processing time s . The 
processing time reduction can become so severe (only a few 
minutes) that uniformity control is impaired. In order to 
maintain or even lengthen processing times for better control, 
lower processing ~emperatures are desired. Other advantages 
of lower processing temperature include reduction of out-
diffusion, grain growth, defect generation, and wafer 
warpage. 
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2. ] OXIDATION 
During oxidation, both the linear and parabolic rate constants 
increase with the partial pressure of: the gaseous oxidant (3) 
(see Figure 3). This advantageously leads to a much faster 
oxidation rate at a given temperature or the same oxidation 
rate at a much lower temperature. For every increase of one 
atmosphere, the oxidation rate doubles. Alternately, if a 
fixed rate is desired, every increase of one atmosphere allows 
a reduction of 30°C in oxidation temperature. Potential 
advantages include reduced thermal-~nduced damage (e.g., 
wafer warpage and oxidation-induced stacking faults), lower 
surface-state density, and reduced boron depletion. Presently, 
press urized furnaces are commercially available for dry and 
wet oxidations at pressures up to 25 atmospheres . This tech-
nique can be expected to be incorporated into production in 
the ne< ~ future. 
2.2 CHEMICAL VAPOR DEPOSITION 
Thin layers can also be chemically vapor deposited (CVD) from 
gaseous sources in an RF induction-heated furnace to provide 
epitaxial silicon (900 - 1300°C), polysilicon/ Si02; si 3 N4 (600-
10000C), and passivation (600°C) layers (4). Dopants can be 
incorporated into the chemical deposition process. A major 
trend is ~o use low pressure CVD (0.1 to 40 Torr) which affords 
improved thickness control (especially for polysilicon layers), 
reduced auto - doping, and higher throughput. The deposition 
temperatures listed above could potentially be reduced by 100 
to 200°C . Probably the most difficult deposition process to 
improve on is single crystal silicon- on- silicon epitaxy ~1hich 
is essential to bipolar processing . Two interesting research 
techniques that address this problem are molecular beam epitaxy 
or MBE (5) and solid phase epitaxy or SPE (6) which utilize 
substrate ~emperatures of 400 to 600°C . 
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The chemical vapor deposition rate can be enhanced by pres-
ence of an RF plas ma. The gaseous reactants ( e .g., nitroge n, 
ammonia, and silane) interact to form a solid film product and 
other gaseous by- products (7). The reaction is sustained by 
the RF plasma rather than by external hot-wall heating. Low 
deposition temperatures (200 to 400°C) and highly conforma l 
films are the result. Plasma deposition of silicon nitride is 
now widely used for final passivation as a replacement for 
phosphorus-doped silicon dioxide. A related future activity 
is photo-excited CVD of silicon nitride, silicon dioxide and, 
pos s ibly, epitaxial si licon. 
Molecular beam epitaxy (5) utilizes a vaporized beam in ultra 
high vacuum. The MBE technique has exhibited excellent thin 
film quality (one micrometer thickness) but is hindered by 
throughput limitations and equipment cost. With solid pha se 
epitaxy, a doped amorphous silicon layer is deposited onto the 
substrate, and an epitaxial film is produced by heating the 
composite either locally or in a furnace. N-channel MOSFETs 
have been fabricated in SPE-grown epitaxial layers with 
channel mobilities of 360 to 480 cm 2 /V-sec (6). In addition 
to low temperature growth for improved layer thickness control 
and reduced dopant redistribution, SPE offers selected-area 
epitaxy which can be attractive for defining isolation regions. 
This can be achieved by depositing onto a masked substrate, 
or by local heating with a l aser or electron beam. 
2.3 BEAM HEATING 
In severa l processing operations it is necessary to subsequently 
heat or anneal the wafer. One such example is the annealing of 
regions doped by ion implantation to remove local stress and to 
activate the dopant. Traditionally a RF heated furnace with an 
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inert gas ambient is used for annealing in the 800-1000°C range 
for about 30 minutes. Significant dopant redistribution can 
occur during the annealing step, but laser or electron beam 
heating offers the potential for fast local heating that avoids 
this. Obviously, the beams can be scanned to anneal the entire 
wafer. Potential advantages are reduced processing time and 
lower cost . Thus far beam h eating techniques are not reliable 
enough to anneal active semiconductor regions for production 
devices. The future applications of beam annealing in order of 
acceptance probably are: 
• 
• 
• 
• 
• 
• 
• 
inducing backside damage gettering, 
forming silicide layers, 
activating doping in polysilicon layers, 
anneali~g r.ontact regions, 
growing epitaxial layers from deposited amorphous 
films, 
annealing implanted device areas, 
relieving stress in si licon- on-sapphire or in loca l 
isolation regions. 
2.4 DOPING 
Ion implantation is steadily replacing solid and gaseous 
diffusion as the primary means of doping silicon because ion 
implantation offers much better areal doping uniformity 
(better than 1%) as well as profile tailoring. The uses of 
ion implantation for backside gettering, channel threshold 
adjustment, source/drain or emitter/collector doping, and 
resistor fabrication, are well known. Machine capability 
is steadily being improved, particularly for higher currents 
up to lOrnA, and higher ion energies up to 400 KeV (8). These 
higher throughput machines give rise to concerns with heat 
dissipation in the wafer. 
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One trend in ion implantation is toward very low energy (less 
than 10 KeV ) implants for shallow distributions which will be 
needed for threshold adjustment of micrometer - sized MOSFETs. 
The uniformity of low dose/ low energy implants is still a sig-
nificant problem. Another concern associated with such low 
energy implants is anomalous channeling which degrades the 
distribution . Yet another difficulty is grain boundary chan-
neling, particularly of As or P through polysilicon gate 
electrodes ( 9). Another new implant application uses extremely 
high energies (2 - 3 MeV) to implant deep buried layers for 
alpha particle collection grids. Other novel applications 
of ion implantation include enhanced etching of oxide and 
silicon regions, contact via hole doping, silicide formation, 
and double - diffused (DMOS ) FET's. 
Focused ion beams ( 10 ) offer one means for combining additive, 
se l ective, and subtractive processing operations. Potentially, 
t h is technique could selective l y dope the substrate, expose 
resist patterns, or sputter etch thin films. The goal is to 
reduce processing steps and eliminate masking operations . 
Narrow l ine widths and precise registation will be required, 
however. To date, in the research laboratory, Ga ion beams 
have been used for doping and machining se l ected reg~ons. 
Focused boron and arsenic beams have also been demons trated . 
The most likely i nitial application of focused ion beams is 
in specia l applications requiring customized fabrication . 
2 . 5 METALLIZATION 
By far, the most popu l ar material for metallic low resistance 
interconnecti on l ines in silicon i n tegrated circuits is alumi -
num . Al umi nu m i s abundan t , i n expen sive, easy to evaporate and 
to pattern, self- passivati ng, and adheres wel l to both si l icon 
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and silicon dioxide. 
niques are: 
The most common metal deposition tech-
• evaporation from a RF heated source, 
• evaporation by electron- beam heating, and 
• sputtering. 
Of these, the RF heating approach offers the least radiation 
or surface damage, particularly for FET fabrication. DC 
magnetron sputtering also has low associated radiation . 
deposition of other metals for rectifying contacts ( 11) 
Pt, W, Ta, Nb) often requires electron-beam heating with 
higher risk s of radiation damage. 
The 
(e.g . , 
One of the most important trends in metallization is the 
development of two, three, or even four layers of metal wiring 
paths. Most of the difficulty centers around the insulating 
layers between metal levels ( sputtered quartz, nitride, oxide-
nitride or polymide ) and the contact holes through these 
layers. The insulating layers must be deposited at low tem-
peratures so as not to degrade the first metal ( aluminum ) 
interconnections. As more layers are added, the topography 
of the structure becomes less and less planar, and corres-
pondingly the linewidth control degrades. For example, in 
a triple metal system, the third level metal lines may have 
to be doub l e the width of the first level lines. A goal 
is to dev~lop planarizing techniques and via refill steps 
to improve planarity and line control. FETs with two metal 
levels and bipolars with three are now commonplace . 
Aluminum, gold, and silver do not form intermetallic compounds 
with silicon, but many othe r metal s such as Pt, Pd, Ti, Ta, Mo, 
and W do. These intermetallic compounds, called si l icides, 
provide intimate metal - semiconductor contacts which have a 
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number of u seful properties including: high barrier heights, 
high eutectic formation temperatures, and low re sistance. 
Applications of silicides include both rectifying and ohmic 
contacts, and, potentially, interconnection lines on top of 
polysilicon or diffused regions. A new area is the use of 
ion or laser beams to form silicides. 
Low formation temperature silicides like PtSi and Pd2Si have 
long been used as rectifying contacts and more recently 
studied as a means for reducing contact via resistance 
between Al lines and Si regions. Such techniques are applied 
late in the process after all high temperature steps have 
been completed. The development of silicide layers that can 
withstand high processing t e mperatures is now one of the most 
active research and d evelopment areas for IC metallurgy . 
I t has been proposed that a high formation temperature silicide 
such as tungsten, tantalum or molydenum silicide could be used 
to reduce the sheet re s istance of polysilicon or diffused 
si l icon regions in FETs (12). For process groundrules of over 
three micrometers, diffusion depths and polysilicon thicknes -
ses are large enough that sheet. resistances of 15 to 30 ohms/ 
square can be obtained . As dimensions are reduced, however, 
sheet resistances ri se degrading performance . A major 
objective is to cover the thin polysilicon layer with a low 
resistance silicide layer yielding a composite "polycide" 
layer with the gate electrode properties of polysilicon but 
with a sheet resistance of one to five ohms/square (13, 14). 
The layered gate e l ectrode/interconnection line materi al must 
withstand high temperature oxidation and annealing steps and 
be easy to pattern and etch selectively ( 13 ) . The etching 
step is particularly troublesome as polysilicon and metallic 
silicides have quite different chemical behavior . To date a 
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simple preferred polycide technique has not been disclosed and 
a compromise between sheet resistance, etching behavior, and 
durability must be achieved. Polycides are also important for 
advanced bipolar structures that use thin polysilicon layers 
for wiring and as the source of shallow emitter doping (15). 
2.6 PASSIVATION 
A passivation layer is required over the silicon chip to 
inhibit damage from mobile ions (Na, Cu, etc.) and water 
vapor . Historically, sputtered quartz, phosphorus- doped 
glass, and oxide-nitride coatings have been used . More 
recently a move to plasma enhance CVD nitride and to polyimide 
has occurred (7). The primary attractions are lower cost and 
more conformal coatings. 
Polymide is particularly attractive in cases where multilevel 
metal wiring is employed . An interesting research development 
is a photosensitive polymide which could eliminate resist 
masking and etching of the passivation layers. Organic 
coatings for absorption of package-generated alpha particles 
are now popular for dynamic memory chips. 
3.0 SELECTIVE OPERATIONS 
Selective operations involve the exposure and development of 
lithographic patterns into a photosensitive layer (e . g . , a 
resist) . Over the past 20 years, the lithographic improvement 
traced in Figure 2 has progressed from proximity to contact 
to projection printing, all with full wafer exposure. As 
indicated in Figure 4, other developments in lithographic 
technique are expected in the future. Presently, the manu-
facturing capability of full-field projection printing is 
about 2.5 ± 1.0 micrometers. This lithographic groundrule 
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FIGURE 4 : Development of lithographic exposure techniques . 
refers to the resist patterns, not the final fabricated 
feature sizes on the silicon wafer which are approximate 
1.5 times larger (16) (e.g., about 3.5 to 4.0 micrometers) . 
A natural extension to shorter wavelengths (250 nm or "deep" 
UV) is occurring with the necessary transition from glass to 
quartz mask plates. When compared to standard UV (320 nm), 
deep UV enables the proximity gap between mask and wafer 
to be widened to reduce mask damage while maintaining system 
resolution. Alternately, operation with the same gap will 
give resolution increased by the square root of the wave -
length ratio. 
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In order to progress to below 2 micrometers it appears that 
limited field, step-and- repeat (i.e., direct- step-on-the- wafer 
or DSW), pro jection optics with automation alignment will be 
required. Many new IC facilities now under construction are 
strongly dependent on optical step-and- repeat lithography. 
Linewidths of 1 to 1.25 micrometers and registration of ±0.4 
to ±0.6 micrometers should be possible near the end of the 
decade. 
Beyond one micrometer, a strong competition is developing 
between direct write electron-beam and projection X- ray. 
Although the outcome will not be decided for at least 5 years, 
both techniques still have serious deficiencies . Electron-
beam lithography is costly, complicated, and in need of more 
robust and more sensitive resists . Electron- beam machines 
have, however, become widely accepted as mask makers for 
optical projection, and at IBM are also used in production 
for the customizing of final level metal patterns in bipolar 
logic arrays. X-ray lithography i s less well developed and 
needs more energetic sources , stable masks, more sensitive 
resists, and an automatic alignment scheme. An interesting 
proposal in the lithography £ield is to develop a relatively 
smaller electron storage ring for the generation of intense 
X-rays (17). Such a ring would service several (e.g., up to 
10) X-ray lithographic stations . 
In the resist area, an important activity concerns conformal 
multilayer masking techniques (18, 19). This is a means for 
circumventing low resist sensitivity a nd depth of field 
constraints, and for improving resolution (14). As shown 
in Figure 5, a very high resolution pattern can be formed 
in a thin layer of resist which would be too thin to be 
used for etching. But this high resolution pattern can be 
transmitted down into a thicker layer of working resist, 
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without much loss in resolution, by a blanket exposure. IBM 
calls this portable conformal masking because the multilayer 
resist structure is transported from ~ne exposure station 
to another and because the thicker re s i s t conforms to the 
topography below it. 
Over the past ten years, photolithographic linewidths have 
halved every 6 years (see Figure 2). The combined progress 
in lithographic machinery, resist materials, and etching 
techniques can double the chip density about every 4 years 
at best (see Figure 1) . It is expected that improvements in 
optical projection lithography can sustain this rate of 
improvement for at least the next five years. 
The transition to E- beam or X- ray lithography in production 
should take place in the latter half of the decade as optical 
wavelengths constrain photolithography to about one micrometer 
dimensions (see Figure 4). This transition will be slowed 
by the severe technical and economic difficulties inherent 
in introducing any new lithographic technology, by the 
problems associated with even larger chip and wafer sizes, 
and by the staying power associated with an immense invest-
ment in the highly utilitarian optical technology. 
4.0 SUBTRACTIVE OPERATIONS 
The transfer into the subs trate of the exposed and developed 
mask pattern in the photoresist layer is accomplished by a 
subtractive etching operation. Historically, such operations 
were carried out using wet chemical etchants such as hydro-
fluoric , sulphuric , or phosphoric acids . The attraction of 
wet etchants is that they are highly s elective, generally 
attacking only one layer species. Unfortunately , they are 
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frequently isotropic or no n - directi o nal in na t ure and hence 
tend to etch under the masking layer. Wet etc he s are temper-
a t u re and concen~ra l 1on d e pend e nt and overet ching is o f ten 
needed to insure complete material removal. 
Important 1mprovements have been made in recent years with 
etching in RF generated plasmas (20, 21, 22) which is sometime s 
referred to as dry etching. Figure 6 illustrates the differ-
ence between sputter, plas ma, and reactive ion etching. In 
sputter etch~ng, a non-reactive gas s uch as Ar is u s ed and 
the sample is simply b o mbarded with directional, energetic i ons . 
The etching, however, is indiscriminant, i.e., non- selective. 
Thus, there is no physical mechan1sm that stops the etching 
process when a second layer is revealed. 
With plasma etching (20, 22) a reactive gas species like CF4 or 
CC14 is used with the wafers at plasma or ground potential and 
a pressure of 0.5 to 2 Torr. The high gas pressure leads to 
a random incidence of etching species. These conditio ns and 
the wafer positioning lead to an isotropic (i.e., non-
directional) but highly selective etching which is widely used 
in the industry today, for example for ashing (stripping) 
exposed resist layers and for etching thin Si3N4 layers. As 
contrasted to the barrel assembly, the use of a parallel plate 
reactor improves the directionality of plasma etching, but 
with a loss in selectivity. Selectivity ratios of 10 or 20 
to 1 are possible although 5 to 1 is more typical. The tran-
sition from wet etching to dry (plasma) etching is required 
for linewidth control for features in the 2 to 3 micrometer 
regime (14). 
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FIGURE 6 : Comparison of sputter , plasma and reactive ion 
etching (after Ref . 22) . 
v/ith reactive ion etching (RIE), a reactive gas like CF4 , CC1F3 , 
c 2 F6 , cc1 4 , etc., is used at lower pressures (.020 to .040 Torr) 
and with the wafers placed on the cathode (e.g., out of the 
plasma d1scharge region) (23). A d1rect1onal and selective 
e t ching condition results. The etching behavior is sensitive 
t o various parameters such as RF power, gas pressure, and the 
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choice of etching gas and cathode material. A strong attraction 
of RIE is that the etching gas composition can be man1pulated to 
obtain different high etching rates (24). Also, by increasing 
the gas pressure or altering the sample position, combinations 
of reactive ion and plasma etching can be utilized (22). 
The drawbacks to reactive ion etching are primarily technical 
(batch sizes, etch rate uniformity, understanding of the 
etching chemistry) and hence RIE will become more widely 
accepted as techniques improve. The combination of selecti -
vity and directionality afforded by reactive ion etching is 
essential to the development of one micrometer processes. A 
particular need is for robust photoresists that are highly 
resistant to plasma or reactive ion etching. Another need is 
for the ability to prov1de a controlled slope on the edge of 
an etched line to relieve line coverage problems. 
5 . 0 PROCESS MODELING 
Computer aided design (CAD) tools are of increasing benefit to 
chip and circuit design, for example, for wire routing, cell 
placement, timing analysis, and design rule checking . Device 
modeling is also valuable in predicting electrical parameters, 
cutoff frequencies, threshold voltages, and so on . Only 
recently has process modeling begun to play an important role 
in integrated circuit fabrication (25). 
Integrated circuit modeling activities can be roughly subdivided 
into process, device, circuit, and chip architecture areas. 
Device modeling using Poissons ' equation and the continuity 
equations has been active for over twenty years, however process 
modeling dates back less than a decade. The primary purpose 
of process modeling is to provide a description of the device 
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structure that can be utilized in a device analysis model. 
This structural description may include impurity distributions, 
insulator thicknesses, and device dimensions such as channel 
lengths and widths. This activity can be referred to as 
process profile modeling. The device analysis model utilizes 
this profile information in predicting the device parameters 
such as current - voltage or voltage - voltage relationships . 
These electrical relationships can then be incorporated into 
a circuit simulation model to predict switching rates or 
signal propagation times. The result of such an analysis will 
be a de script1on of the nominal circuit performance . Before 
attempting to fabricate a circuit however, one should also 
determine the statistical range of circuit performance. 
Var~ations in the fabrication process are unavoidable . Some 
of these are natural in origin such as uncertainties in sub-
strtite resistivity, others are equipment related arising from 
and yet others are due to operator differences in etching 
times or other procedural variables. The cumulative result 
of many small statistical variations in fabrication can 
induce a significant resultant error in the final electrical 
parameters. It is here that process control mode l ing can be 
of value. Deviations from the base line process conditions 
can be deliberately introduced into the model and a sensiti-
vity analysis performed (26). This can help to determine if 
one of the process steps is close to a critical point . In one 
instance in the author's e xperience, process mode ls showed 
t hat the chosen implanter energy was on a steep sensitivity 
slope. Reducing the energy and increasing the dose gave a 
safer fabr ication condition which had less effect on the range 
of the resultant e lectrical device paramenters . 
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Relative to CAD for circuit development, process modeling is 
still in its infancy. The process work began as one - dimensional 
profile analysis, by either analytical or numerical models, and 
progressed to two and three - dimensional forms . The initial 
work concerned primarily the additive materials operations . 
More recently, the se lective operations of resi st exposure 
and development have been addressed with the intent of defini ng 
linewidth parameters (27). More work still remains to be done 
in modeling of oxidation and diffus ion which are now well 
developed and suitable for computer modeling. Plasma and 
reactive ion etching, however, are less well understood which 
complicates the de scripti on of their behavior. In the area 
of profile modeling, two successful! efforts conce rn descrip-
tions of channel stoppers for FET isolation (28), and 
double-diffused regi ons for bipolar emitters (29). 
Until very recently process modeling has been mostly an " after-
the- fact " activity. Typically, process modeling was brought 
into play only after difficulties were detected in a new 
process, or in a modified older process. The VLSI era promises 
to be different. First, s trictly from an economic point of 
view, the cos t of experimental pilot line facilities is so high 
that brute force trial-and-error process development is too 
expensive . Thus tightly coupled process and device modeling 
activities will be required to optimize the process develop-
ment cycle . Second, more highly integrated circuits promise 
to be more sensitive to statistical variations whether natural 
in origin or introduced during fabrication . Statistical 
fluctuations in doping, high densities of small defects, layer 
thickness control, and a host of problems may plague VLS I 
fabrication in the micrometer and submicrometer lithographic 
regime. Consequently, two and even three dimensional process 
control models will be required to help identify, understand, 
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and avoid costly fabrication problems. Third, novel process 
steps can now be investigated with a computer model. 
gives the process engineer a new tool for innovation . 
6.0 AUTOMATED PROCESSING 
This 
Process automation is slowly and steadily being incorporated 
into integrated circuit fabrication. Automation can be 
applied in several ways ( 30). One area is robotics, or auto-
mated wafer handling in which the wafers are moved on air 
tracks ( rather than by operators ) and are mechanically 
inserted into open mouthed d1ffusion and evaporation stations . 
Two such facilities exist within IBM. A second area is on- line 
inventory control, also used at IBM, in which the position of 
various wafer lots in the line is determined and monitored by 
computer . This is especially important for high throughpu t 
manufacturing . A third area of automation is loca l process 
contro l in which, for example, microprocessors are used to 
ramp furnaces or insert wafers at a particular station. 
An important adjunct to process automation is on- line 
monitoring of gas purity , furnace temperature, etc . This 
activity is highly transducer dependen t and much progress 
can still be made here. An interesting hypothesis is that 
real time process 1nformation could be used to modify a step 
further along in the process . For example, if the monitor 
showed that the gate ins11lator thickness was above nominal, 
the subsequent channe l implan tation d ose could be redu ced 
accordingly. Such on-line process tailoring might be required 
for the most sophisticated VLS I fabrication . 
The objectiv e of p r ocess automation is improved process quality 
or process t h rou ghput , or bo th. Probably t h e simpl est a nd most 
direct v1ay to increase productivity, h owever, i s to increase 
the wafer size . Over the past decade wafer d i a meter s have 
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increased from one to five inches. By 1990, we can expect 
wafer diameters of seven to nine inches. Silicon strips or 
ribbons may also be developed. Each move to a larger wafer 
diameter is tramatic due not only to equipment changes, but 
due to size related problems as well. As wafers increase, 
thermally 1nduced wafer stresses (warpage), stress- induced 
dislocations, global and local distortions, and other problems 
arise. Improved lithographic dimension is an alternative 
productivity enhancer, and it is lithographic machinery devel-
opment that experiences the most demanding requirements with 
each quantum jump in wafer diameter. The d1fficulties asso -
ciated with increasing wafer size tend to constrain progress 
i n lithographic dimension. Compared to full field exposure, 
direct step- on- the-Vlafer, whether optical, E- beam, or X- ray, 
is relatively less sensitive to increased wafer size due to 
the limited field exposure area. 
7.0 DEVICE STRUCTURES 
The intended result of new processing techniques is an inte-
grated transistor device structure that is smaller, cheaper, 
faster, lower in power, and more reliable than its prede-
cessor. The basic structural elements of an integrated 
circuit are electrical isolat1on (between devices), the 
active device itself, contact vias (layer intraconnection 
points), wiring (interconnection lines), and passivation. 
7.1 MOSFET TECHNOLOGY 
Figure 7 shows a high density N-channel MOSFET or NMOS struc-
ture typical of the industry today (31 ) . The structure is 
characterized by semi - recess8d oxide isolation , a polysilicon-
gate FET, an etched and rediffused contact area, polysilicon 
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and diffusion and aluminum wiring paths, and phosphorous-doped 
glass passivation. 
PIIO!>I'HOIIUS DOPED 
POLY 
PII O~I'IIIHIUS llOPED 
OUIU[I) CONTI\CT 1\HLA 
ZERO 
OV(IILI\P 
ION IMPLANTED 
ARSENIC 
SOURCE DRAIN 
PHOSPHORUS DOPED 
METAL CONTACT 
AREA 
FIGURE 7 : Present MOSFET strnct•p·f' (after Pef . 3J.) . 
7 . 1. 1 ISOLATION 
In MOSFET technology, dielectric oxide isolation between 
devices has progressed from planar (global thick oxide with 
etched holes) to locally grown (semi or fully recessed). Semi -
recessed oxide is the mainstay of polysilicon- gate MOSFET 
technology due to its simplicity of fabrication, higher density, 
and self- aligned parasitic channel stopper . The locally grown 
or recessed oxide techniques require an oxidation- resistant 
silicon nitride layer. Oxide growth gives rise to a lateral 
oxidation wedge under this layer shaped like a bird ' s beak 
which reduces the active device area and complicates the 
structure (32). Although lacking high surface planarity, a 
simple approach is to use a common channel and field boron 
doping thereby eliminating nitride from the isolation step (33) . 
This technique becomes more attractive at smaller . dimensions 
with thinner isolation layers. Ideally, one would eliminate 
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silicon nitride from the process and yet provide a deep, narrow, 
oxide region flush with the substrate surface and possessing 
a doped c h annel stopper region. 
Complementary (CMOS) FET technology has a special problem in 
that the isolation must help prevent PNPN (silicon-controlled 
rectifier) latchup. A common approach is to widely separate 
devices and use the inherent diffusion isolation of the 
structure . Sapphire substrates provide complete dielectric 
isolation, which greatly improve s the density, but the cost 
and processing dif~iculties of sapphire (e.g., outdiffusion, 
epi control, etc.) have led to a declining interest in these 
substrates . The idealized deep dielectric isolation discussed 
above could greatly benefit the bulk CMOS technology. 
7.1.2 DEVICE STRUCTURES 
Two of the most interesting developments in MOSFET devices 
are the double - diffused or DMOS device (34), and the lightly-
doped drain MOSFET (35). Figure 8A illustrates the D~OS 
device. The idea is to mask the drain and to laterally diffuse 
in a narrow p-type channe l region on the source side of the 
tEl. oy "CilJ.S method, tor t:Xc:lluple, a 0.::> ···- - - ····· ---· -..n ..... n!t..;l. 
length can be fabricated with 2.0 micrometer lithography. 
The advantages are higher gain, faster s witching, and better 
channel length control. The penalties are added cost (one 
additional masking operation ) and unilateral device operation . 
Static and dynamic RAMs and uncommitted logic arrays have 
been made using DMOS devices, but it is yet to be established 
that the performance improvement warrants the additional 
processing complexity. 
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In the lightly- doped drain structure shown in Figure 88, 
the electric field at the drain is reduced by grading ~he 
diffusion profile there (35). Consequently, the drain voltage 
may be increased, thereby increasing the switching speed andj or 
current carrying capability. Extra masking steps are not 
required as the device fabrication is bas ed on a controlled 
oxide overhang. 
A 
I POLYSi \ 
N+ P- N+ 
0 .5J-Lm 
8 
I POLYSi \ 
N+ I N- p N- N+ 
H 
0 .3J-Lm 
FIGURE 8 : DMOS device (A) and lightly-doped drain FET (B) 
(after Refs . 34 and 35 respectively) . 
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7.1.3 CONTACT VIAS 
Contact resistance promises to be one of the first major prob-
lems to be encountered with higher integration because the 
resistance increases even more than linearly as contact area 
decreases (36). This antiscaling behavior is combatted, to 
first order, by deeply rediffusing the contact hole (37) (see 
Figure 7). Widely used in production, this technique is 
referred to as a borderless contact, but actually the diffused 
area is expanded under the isolation oxide by a rediffuslon 
step. Another approach to optimizing metal to diffusion or 
to polysilicon contact areas is the self-registering contact 
in which an oxide layer is locally grown up around a nitride 
protected contact area (38). 
Direct polysilicon to diffusion contacts buried under thick 
oxide (i.e., "buried contacts") become more difficult to 
fabricate as processes are scaled down because thermal drive 
times are reduced and a thinner polysilicon layer contains 
less N- type dopant. New approaches will be needed here. 
7.1.4 WIRING 
The most important advances in MOSFET wiring are double level 
metal and silicide- on-polysilicon (polycide) interconnections . 
N+ diffused regions can also be used for wiring, however, with 
scaling the higher sheet resistance of shallower diffused 
lines discourages it. Although it requires at least two extra 
masks for contact via and wiring patterns, double level metal 
is finding acceptance in FET production. The advantages 
include density improvements in 4 Kbit quasi-static RAMs, 
lower resistance wiring in CMOS microprocessors, and increased 
yield with redundancy wiring for 64 Kbit dynamic RAMs. 
CALTECH CONFERE NCE ON VLSI, January 1981 
92 V. Leo Rideout 
The refractive silicide on polysilicon technique offers 5 to 
10 times lower line resistance without additional masking 
operations (13, 14) . The processing difficulties with incor-
porating a reproducible W, Ta or Mo silicide layer into the 
existing FET process are formitable, however, this technique 
should be available in the near future . The reduced inter-
connection line resistance will lead to higher speed operation, 
especially in static RAMs and in microprocessors . 
The use of an intermetallic silicide layer to reduce the sheet 
resistance of polysilicon or diffused region wiring represents 
one of the most important processing trends today . Although 
the polycide wiring approach has been demonstrated with both 
bipolar and FET test vehicles, thus far it has not been 
incorporated into mass manufacturing due to fabrication 
difficulties. When used on top of polysilicon, the silicide 
layer must be essentially transparent to the process, that 
is it must be patterned and oxidized along with the under-
lying polysilicon layer. This is not a trivial requirement. 
Generally silicide layers are more resistance to plasma and 
wet etches, and can become brittle when ox~dized. Also, 
the silicide may fail to adhere to the polysilicon layer. 
The most popular approach is to use a silicide layer over a 
polysilicon layer, the idea being to simultaneously retain the 
faborable properties of the polysilicon either as a gate elec -
trode material in FETs or as a diffusion source and contact for 
bipolar emitter or base regions, and incorporate with it the 
low sheet resistance of the intermetallic silicide . A sili-
cide layer alone would be easier to pattern but has poor 
oxidation properties and cannot serve as a controlled 
diffusion source. The most popular silicides being investi -
gated are the high temperature ones like WSi 2 , Tasi2 , MoSi 2 , 
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NbSi 2 , and TiSi 2 . The primary deposition techniques are 
sputtering, or co-evaporation by electron beam. Following 
the deposition, the silicide molecule must be established, 
or formed, by heating the composite at an elevated tempera -
ture (e.g., 900°C for 30 minutes). The patterning may be 
done either before or after the forming step. 
An interesting new technique is the use of ion implantation 
(39) or laser annealing (40) to form the silicide . In the 
former case the deposited silicide layer is bombarded by an 
arsenic beam, the energy dissipation of which causes the 
silicide layer to form, thus eliminating the high temperabtre 
heating step. 
It is interesting to speculate that the ion beam annealing 
technique for silicides might also be used to anneal, for 
example, implanted source and drain regions, possibly with 
an argon beam. Of course, lasers or electron beams can be 
incorporated into ion implanters. Overall, there is a 
constant desire to combine processing steps into situ, 
although thus far little of this has occured. There still 
is a great deal of wafer handling involved in an IC process 
which may require as many as 150 sequential operations. 
7.1.5 MOSFET 
Figure 9 shows a hypothetical IC MOSFET of 1990. It is a 
polysilicon-gate bulk CMOS structure with one layer of 
polysilicon with silicide over it. Very shallow and lightly 
doped source and drain regions are used with laterally 
diffused regions for threshold control. Two layers of 
metal wiring are employed. The topography of the structure 
is highly planarized due to the fully recessed, deep dielec-
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tric , field isolation and the planarizing passivation layers . 
High conductivity silicide layers over the diffused and 
po l ys i licon r egions greatl y improve the electrical conducti -
vity. Contact vias to connect meta l lines to metal, diffused , 
and po l ysilicon lines are refi lled with conductive material. 
The v ias a re self- registeri n g to the l ines t hey contact . The 
channel length of the device is 1.0 ± 0 . 25 micrometers and the 
thr eshold voltage is 0 . 5 volts. The gate insulato r thickness 
i s 25 0 Angstroms. 
OXIDE OR POLYIMIDE METAL 2 
'-------- -., - - - -
COND. 
,..--------___l-- - -- --- '---- --'1 
METAL1 METAL1 
OXIDE P- N- OXIDE 
P+ P+ P+ 
F I GURE 9 : F uture FET structure . 
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7 . 2 BIPOLAR TECHNOLOGY 
Recently, the major emphasis in MOSFET development has been 
on dimensional ~eduction rather than on structural innovation. 
In contrast, bipolar technology is going through a minor 
renaissance in structural improvement. Just as the emergence 
of polysilicon gate electrodes spurred advances in FETs, the 
invention of integrated- injection logic has inspired innovation 
in bipolar device structures . Additionally, fabrication 
advances in FETs have influenced bipolar design which now 
include, for example, self- aligned regions, polysilicon 
doping, and polycide interconnections. 
7 . 2. 1 ISOLATION 
Bipolar isolation progressed di~ectly from diffusion isolation 
t o fu l ly recessed oxide . Figure 10 shows a cross- section of 
an IBM masterslice bipolar logic structure ( 41) . Planarity is 
a k e y re~1 irement as the substrate must support three levels 
of metal wiring for which the linewidth control is affected 
by surface topography. The idealized deep , narrow dielectric 
isolation described for MOSFETs would, of course, also bene -
fit bipo l ars. Historically, novel isolaticn schemes have 
been more readily accepted i n to bipolar processes . 
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FIGURE 10: Present bipolar structure (after Ref. 41) . 
7 . 2.2 DEVICE STRUCTURE 
A high degree of novelty is being incorporated into new bipolar 
structures. Among the most important of these are collector 
regions doped from and contacted by polysilicon, self-aligned 
collector-base contact edges, collector region that abut the 
isolation oxide areas, and metal-interconnected base regions 
(42). A major thrust is toward 0.1 micrometer base widths 
facilitated by limited outdiffusion. Another is toward 
reducing parasitic capacitances by reducing collector area 
(butted regions) and by moving the base contact closer to the 
active base region (self-alignment). 
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7.2 . 3 CONTACT VIAS 
To date, conventional etched contact vias have been used to 
emitter, subcollector, and extrinsic base regions . The use 
of polysilicon, or silicide- on- polys1licon, allows aluminum 
lines to contact polysilicon regions over the isolation 
regions. This relieves aluminum spiking problems and reduces 
the overall device area. 
7.2.4 WIRING 
Bipolar logic structures today use three levels of metal wiring 
(41) and this might increase to four or five levels in the 
future . 
trend. 
The use of polycide layers, however, may alter this 
The attraction of multilevel metal is high conductivity 
and low temperature processing, the drawbacks being extra mask-
ing steps and increasingly larger groundrules for the upper 
levels. Conductive metal refill techniques for couLa~~ vias 
between metal levels are needed, as are self- alignment tech-
niques to register holes to lines. 
7 . 2.5 FUTURE STRUCTURE 
Figure 11 shows a hypothetical bipolar transistor of 1990. 
It is a T 2 L structure with silicide- on-polysilicon for the 
emitter, base and collector doping. Device regions butt up 
against the ideally deep diele ctric isolation . Three l ayers 
of metal wiring are employed. Contact vias between metal 
layers are refilled with metal and self-registering contact 
techniques are used . The base width of the transistor is 
0.1 micrometers . Like the future FET, the bipolar structure 
is highly planarized to relieve line coverage problems and 
reduce linewidth of upper metal layers. 
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8.0 STRUCTURAL PROBLEMS 
8 .1 ISOLATION AREA 
Over the past decade, reduction in isolation area relative to 
device area has led to significant density improvements. This 
is exemplified by the transition from diffusion isolation to 
fully - recessed o x ide isolation in bipolars, and from thick 
oxide with non- registered channel stoppers to semi - 1ecessed 
oxide with self-aligned channel stoppers in N- channel MOSFETs . 
Nevertheless, today about 50% of an IC chip area is still 
devoted to isolation. A major improvement in isolation is 
needed for density enhancement . The idealized deep and 
narrow dielectric isolation, which we hypothesized earlier, 
might reduce isolation area to 25% . The isolation dielectric 
could be oxide, nitride, polysilicon, or combinations of these 
materials, and the refill should be planar with respect to 
the substrate surface . 
8 . 2 . CONTACT RESISTANCE 
Contact resistance is one of the parameters that defies scaling 
and promises to present a major difficulty for VLS I (1) . As 
contact areas are reduced, contact resistances increase 
linearly or superlinearly with contact diameter . One micro -
meter contact diameters with 10 to 100 ohms contact resistance 
can be expected ( 36 ) . Techniques to insure uniformity such 
as rediffused (37) or l aser annealed (40) contact holes help 
reduce contact resistance which ~s determined by the area, 
thickness, and resi stivity of the contacted region . In this 
regard, an aluminum to s ilicide- on- polysilicon contact 
becomes particularly attractive. 
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8.3 LINE COVERAGE 
The ability to cross one conductive line with another is 
ampaired if the edges of the lines are not sloped or if the 
intervening insulating layer is not conformal . The problem 
is manifested in presentday products in aluminum lines 
crossing dry etched polysilicon lines in which a reflowed 
phosphorus- doped glass insulator is not used. Line thinning 
or breaks can occur at the crossing points. This will present 
an additional burden to the plasma etching techniques whi ch 
will have to provide controlled slopes during delineation. 
8.4 RADIATION 
Radiation introduced during fabrication can detrimentally affect 
integrated circuits. Deposition, etching, and lithographic 
equipment is particularly suspect, especially for thin MOSFET 
gate insulators (43) . Although it appears that any radiation 
damage that might be introduced by chemical vapor deposition 
steps or plasma etching can be annealed out at subsequent 
processing operations at over 800°C, metal deposition presents 
a different si tuation. Aluminum, for example, is deposited 
in vacuum by RF heating, by sputtering, or by e lectron- beam 
heating. The latter technique invo lve s considerable radia-
tion damage vlhich cannot be annealed out at high temperatures 
as aluminum melts near 500°C. Electron- beam (or X-ray) li tho -
graphy also introduces radiation damage, which, if used for 
the final metal defin1tion may be hard to remove (44) . Plasma 
etching can also introduce radiation damage (45) . 
A deleterious effect of process radiation is to produce 
damage st~tes (traps ) in the thin gate insulator which may 
charge up during the operating life on the device . Thus a 
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device parameter (e.g., the threshold voltage) may slowly 
move out of speciflcation during the life of the device. 
One trend is to try to improve low temperature (below 500°C) 
annealing techniques by RF annealing or by thermal annealing 
in pure hydrogen. The area of process induced radiation 
damage is a new one that promises to be of much greater 
importance for VLSI fabrication. 
9.0 SUMMARY 
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A variety of new fabrication techniques and structural elements 
have been reviewed thus far in this work. We have speculated 
as to how these trends in silicon processing might come together 
to produce the integrated circuits of the future. In particular 
we have tried to imagine what the silicon MOSFET and bipolar 
transistors will look like ten years hence and what techniques 
will be required to fabricate them. 
9.1 IC FABRICATION OF THE FUTURE 
Based on present projections, by 1990, one micrometer litho-
graphy with mask-to- mask alignment capability of ±0.25 
micrometers will be practiced in mass production . Most 
likely this will be achieved with optical direct-~tep- on-wafer 
(DSW) projection systems. MOSFET memory chips w1th one million 
components will be available yielding 1 28 Kbit static RANs 
and 256 Kbit dynamic RAMs in production with developmental 
chips of twice that capacity just emerging. Furthermore, 64 
bit FET microprocessors with 250,000 components will also be 
availabl e with the equivalent computing power of 50,000 logic 
circuits. High performance (l ess than 10 nanoseconds) bipolar 
cache memory chips of 32 Kbits will be available. Bipolar 
masters lice l ogic will have 10,000 circuits (about 50,000 
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components) and denser bipolar circuitry (PLAs and semi - custom 
chips) will reach 100,000 components. Chip power dissipation 
will play a major role in determining that the leading MOSFET 
technology will likely be polysilicon- gate bulk CMOS while the 
bipolar technology will be low power T 2 L, or I 2 L . Key improve -
ments in packaging technology will also occur. 
Ten years from now, the IC fabrication process will use ion 
implantation for all doping steps and dry etching for all 
material removal steps. Polycide layers will be used for gate 
electrodes, wiring, contacts, and controlled doping of sha llow 
regions. Combinations of plasma and reactive ion etching 
Hill be used to achieve the required degree of selectivity, 
directioz1ality, and line shape . Multilayer resists will 
be available to withstand the plasma etching. Seven inch wafer 
diameters and chips as large as 100 mm 2 will be processed. Low 
pressure and plasma assisted CVD Hill be commonplace, as will 
high pressure oxidation. Scanned laser beams Hill be u sed 
for various annealing and forming steps . Process control 
and monitoring will be highly automated so that operators 
will be employed primarily for maintaining and repairing 
equipment or moving containers of wafers from one station to 
another. Monitoring information will be processed in real 
time so that later process steps may be customized to accom-
modate variations in earlier steps . The process line of 
tomorrow will look and operate somewhat like the computer 
center of today . 
Technological prediction is an unreliable and highly imprecise 
art. In 1970, device and process researchers could not have 
predicted the HMOS polysilicon-gate FET or I 2 L bipolar struc -
tures of today, and fabrication techniques like plasma etching 
and laser annealing were then unknown. In a ten year timeframe, 
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l;thographic dimensions decreased from over 6 to about 2.5 
micrometers, wafer diameters increased from 1 to 5 inches, 
and device structures underwent revolutionary changes. In 
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the next decade groundrules will decrease from 2.5 to 1 micro-
meter, wafer diameters will increase from 5 to 7 inches, and 
device structures will undoubtedly again undergo revolutionary 
changes. About the only certain future characteristic of 
integrated circuit technology is its unpredictability. 
9. 2 THE TV/0 CULTURES 
The advances in very large scale integrated circuit design will 
be accompanied by substantial progress in microcircuit fabri -
cation . This paper has concentrated almost exclusively on 
trends in silicon wafer fabrication techniques, only mildly 
considering lithographic progress, and ignoring completely 
requirements in packaging and in circuit and chip design . 
Obviously progress on all fronts will be necessary. 
A challenging aspect of VLSI is the range of its impact upon 
the electronics industry. For example, digital technology 
ranges from solid state physical effects, through processing, 
devices, circuits, and chip architecture to system design. 
Two camps or cultures may be identified: chip fabricators 
that work in the semiconductor "foundry" handling silicon 
wafers and system designers that work in the CAD "foundry" 
handling terminal keyboards. The device and circuit design· · 
ers work in the intermediate region between these two extremes. 
Clearly the coming of VLSI has required people with widely 
differing skills to work cogether. 
The interface between the two cultures is often a difficult 
one. This is partly because the system tends to work from 
the top down with the design ideas driving the fabrication 
capability. Consider for example that a fabricator needs a 
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ten million dollar laboratory and fifty associates to do a one 
micron feasibility study, while the designer can simulate an 
entire chip right on his own computer terminal. Apparently 
the role of the lone innovator has shifted from the l abora -
tory to the office. Certainly a very innovative and excited 
atmosphere exists today in the design world. 
In the future fabricators and designers will have to work 
closely together and there is a tremendous range of tech-
nology to span . One small way of improving the fabrication -
design interface and encouraging process innovation is to 
promote process modeling and automation. VLSI brings the two 
cultures closer together which in itself may be one of the 
most important future trends in integrated cirucits . 
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